High current density tunnel diodes for multi-junction photovoltaic devices on InP substrates

M. N. Beattie,1,2 C. E. Valdivia,1 M. M. Wilkins,1 M. Zamiri,1 K. L. C. Kaller,1 M. C. Tam,3 H.S. Kim,3 J. J. Krich,2 Z. Wasilewski,3 and K. Hinzer1,2

1) SUNLAB, Centre for Research in Photonics, University of Ottawa, Ottawa, ON K1N 6N5, Canada
2) Department of Physics, University of Ottawa, Ottawa, ON K1N 6N5, Canada
3) Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ON N2L 3G1, Canada

(Dated: 11 January 2021)

InAlGaAs tunnel diodes, lattice-matched to InP and grown by molecular beam epitaxy, are demonstrated with peak tunnelling current densities exceeding 1200 A/cm². This was achieved by a 20°C reduction in growth temperature for the p-type tunnel diode layers resulting in up to two orders of magnitude improvement in the peak tunnelling current density. Secondary ion mass spectrometry measurements reveal that the lower growth temperature reduces unwanted segregation of p-type Be dopants, improving dopant incorporation within the active tunnel diode layers. The diodes are transparent to wavelengths above 1000 nm and are compatible with the bottom junctions of InP-based multi-junction solar cells and with InP-based photonic power converters operating in the telecommunications O- and C-bands. When incorporated into a dual-junction photonic power converter test structure, measurements under 1319-nm laser illumination demonstrate integrated tunnel diode operation, enabling a halving of the short-circuit current and doubling of the open-circuit voltage as compared to a single junction reference device.

mbeattie@uottawa.ca
Multi-junction (MJ) photovoltaic (PV) devices offer many advantages over single-junction designs, from record-setting efficiencies in MJ solar cells (MJSCs)\(^1\)\(^2\) to high output voltages in MJ photonic power converters (PPCs)\(^3\) that convert monochromatic light from a laser or an LED to electricity (also called optical or laser power converters). MJ PV devices vertically stack multiple epitaxial layers of absorbing series-connected pn junctions which require interconnection via transparent tunnel diodes (TDs). These TDs must provide high peak tunneling current and low differential resistance without introducing parasitic absorption or impeding current flow between adjacent junctions.

The open-circuit voltage of a PV device is related to the band gap of the absorbing material. In a MJ device, the total voltage is the sum of the voltages of each absorbing junction. For a typical MJSC, each junction is made from a different material that absorbs a different portion of the solar spectrum\(^2\)\(^4\). In contrast, the absorbing junctions of a MJ PPC are all made from the same material\(^3\)\(^5\). The PPC operating voltage scales linearly with the number of junctions while the current drops proportionally. Given the series-connection of the MJ design, the same current flows through each junction. To prevent any one junction from limiting current flow through the entire MJ structure, the thickness of each junction can be optimized to absorb an equal number of photons. PPC junctions are grown optically thin to partition monochromatic illumination.

Under concentrated solar illumination or high intensity input from a laser or LED, irradiance of 100 W/cm\(^2\) generates current densities in the tens of A/cm\(^2\) range in both MJSCs and PPCs\(^2\)\(^6\)\(^8\). To operate at such high current densities, TDs must have peak tunneling current densities (\(J_{pk}\)) that are even higher to avoid limitation of the current flow and minimize resistive power losses and reduced voltage output. TDs with \(J_{pk}\) on the order of 1000 A/cm\(^2\) are routinely used in PV devices based on Ge and GaAs substrates\(^6\)\(^8\)\(^9\). TD designs for emerging MJ photovoltaics based on InP substrates are still under development, with an emphasis on arsenide and antimonide semiconductor alloys in the tunneling layers\(^10\)\(^16\).

MJSCs based on InP substrates show great promise as a high efficiency alternative to GaAs-based devices due to the availability of lattice-matched materials with ideal bandgaps for a triple-junction structure\(^2\)\(^10\)\(^17\)\(^19\). Several TD designs have been proposed by Lamb et al. for this structure\(^10\)\(^11\). TDs designed to link the bottom two junctions (bandgaps of 1.18 eV and 0.74 eV respectively) have been demonstrated with \(J_{pk}\) exceeding 100 A/cm\(^2\). They are also compatible with MJ PPCs based on InP substrates designed for operation in the
telecommunications O- and C-bands (near 1310 nm and 1550 nm respectively).\textsuperscript{20–23}

In this work, we investigate the effect of growth temperature during molecular beam epitaxy (MBE) on the performance of an InAlGaAs TD grown on InP. We demonstrate a 10- to 100-fold improvement in $J_{pk}$ resulting from a 20°C reduction in growth temperature, achieving current densities in excess of 1200 A/cm$^2$. We also present a dual-junction PPC designed for operation in the telecommunications O-band, showing that the TD can survive the growth of subsequent junctions.

The TDs developed in our experimental work are composed of InAlGaAs lattice-matched to InP, grown by MBE using a Veeco Gen10 system on quarter InP 3”-wafers. An indium-free mounting technique was used. The TDs are designed for full transparency at wavelengths exceeding 1000 nm and for integration between the lower junctions of InP-based MJSCs\textsuperscript{2,10,11} or into InP-based PPCs operating in the telecommunications O-band or C-band (demonstrated in this work). The design, shown in Fig. 1a and adapted from work by Lumb et al.\textsuperscript{10,12}, uses a $p^{++}/n^{++}$ junction architecture that enables vertical interconnection of multiple n/p absorbing junctions on a p-type InP substrate. Lattice-matched InAlAs cladding layers on both sides of the TD improve carrier confinement and reduce unwanted dopant diffusion\textsuperscript{10}. The TD test structures were grown on n-type InP wafers to maintain the layer growth order in the absence of the absorbing n/p junctions.

The TD structures were grown at different MBE temperatures. For the first device, referred to as HT for “high temperature”, the substrate heater was fixed at 510°C throughout the growth corresponding to an estimated substrate temperature between 465°C and 480°C, as measured by pyrometer and band edge thermometry systems, respectively. For the second device, referred to as LT for “low temperature”, the substrate heater was initially set to 510°C for the entire n-type region. Before starting growth of the first p-type layer, the substrate heater was ramped down to 490°C and then held constant for the entire p-type region. This corresponded to an estimated substrate temperature between 445°C and 460°C, which was an equivalent 20°C reduction in substrate temperature for the p-type epi-layers in sample LT compared to HT.

Epitaxial wafers were processed with a blanket Ni/Ge/Au contact to the n-InP substrate back surface. On the front p-InGaAs cap, lithography and wet chemical etching were used to fabricate square mesas with Pd/Ti/Pd/Au contact pads set back 25 μm from the mesa edge. Fig. 1b shows the metallized TD samples and their positions on the quarter 3”-wafer.
FIG. 1. (a) TD target structure schematics ($d$ represents the layer thickness). InGaAs and InAlAs layers, except for the etch stop, are lattice-matched to InP. (b) Top view microscope images of tunnel diode samples HT and LT respectively. Relative positions on InP quarter 3"-wafers are shown. The magnified image shows the square diode test pads used for measurements. Side lengths for each diode are given in microns. Note: The orientation of the test pads is upside-down for HT compared to LT.

on which they were processed. The side lengths of the square mesas shown in the inset of Fig. 1b range from 125 to 700 μm. Current-voltage ($J-V$) characteristics were measured using the four-point probe method, with the sample held in place by vacuum on a gold-plated copper chuck. The top contact pads were probed directly while current at the rear side was conducted through the chuck.

Measured $J-V$ characteristics are shown for several of the TDs in Fig. 2. The operational
FIG. 2. (a) TD $J-V$ curves are compared on a semi-logarithmic scale for diodes with a 200 μm side length. The position on the wafer is indicated for each curve. (b), (c) $J-V$ curves on a linear scale for the LT-4 and HT-1 diodes respectively. All diodes shown are from the bottom row. Diodes with side lengths of up to 200 μm are shown for LT-4 in (b) and all sizes are shown for HT-1 in (c). See Fig. 1b for diode locations. A marker indicates $J_{pk}$ in all sub-figures.

region of a typical TD $J-V$ curve is characterized by a quasi-linear relationship between the tunneling current density and voltage passing through the origin, exhibiting a small differential resistance ($R_0$). At higher voltage, the current density reaches a maximum known as the peak tunneling current density ($J_{pk}$) which limits the highest practical operational intensity. Beyond the peak, the curve enters the negative resistance region where the current density decreases with increasing bias voltage creating a valley before the thermal diffusion current, responsible for conventional diode behaviour, dominates and the current density again increases with bias voltage. The negative resistance region of the graph is typically unresolved in time-averaged experimental measurements such as those in Fig. 2.

Fig. 2a shows the $J-V$ characteristics for TDs with a side length of 200 μm on a semi-logarithmic scale. Two curves are shown for each nominal growth temperature, corresponding to $J-V$ measurements performed at different positions on their respective quarter wafers, to show the range of performance for each sample. LT significantly outperforms HT, with $J_{pk}$ 1-2 orders of magnitude larger.

Fig. 2b and c show the $J-V$ characteristics on a linear scale for the LT-4 and HT-1 diodes.
FIG. 3. (a), (b) \( J_{pk} \) as a function of diode side length for HT and LT respectively. (c), (d) differential resistance \( R_0 \) as a function of diode side length for HT and LT respectively. The diode positions on each wafer are indicated. Solid symbols correspond to the top row of diodes and open symbols to the bottom row (see Fig. 1b)

For diode HT-1, \( J_{pk} \) consistently increases with increasing diode size, suggesting that edge effects such as perimeter recombination may have an impact on the device performance. A similar effect is observed for LT-4, although the peak current density is less well resolved due to series resistance effects that impact the shape of the curve\(^6,9\). The larger diodes were not measured for sample LT because the high measurement currents exceeded the damage threshold of our fabricated devices.

\( J_{pk} \) is shown as a function of diode side length for HT and LT in Fig. 3a and b, respectively. For sample HT, the diodes closest to the wafer edge have higher \( J_{pk} \), increasing by a factor of 4 from HT-1 to HT-3. Considering the larger \( J_{pk} \) for the lower temperature growth, LT, the positional dependence for sample HT indicates a temperature gradient across the wafer during growth, with lower temperature near the substrate edges resulting in higher tunneling currents. A similar trend is observed for LT, with the notable exception of the LT-1 diodes, which have the lowest \( J_{pk} \) values despite being closer to the wafer edge than LT-2 and LT-3. This implies that the substrate temperature profile may be influenced by multiple factors\(^24\).
The results in Fig. 3a and b also confirm that $J_{pk}$ generally increases with diode size. This trend is observed for all of the measured diodes, including HT-1 and HT-2. Mesa edge effects including trap states or fixed charges that counteract tunneling near the perimeter may be impacting the device performance, changing the effective area for current flow through the mesa structure. Another important factor is the spatial variation that results from non-uniform substrate temperature during growth. This positional effect influences the electrical response of diodes along a single row (see Fig. 1b), likely enhancing the observed increase in current density with diode size due to the spatial orientation of the diodes on each wafer in some cases.

$R_0$ is shown as a function of diode side length for both samples in Fig. 3c and d. For sample HT, the resistance ranges from 0.8 to 2.8 mΩ cm$^2$ and is smallest for the diodes closest to the wafer edge, where we expect that the growth temperature is lower. $R_0$ is a factor of 4 smaller for sample LT, ranging from 0.2 to 0.7 mΩ cm$^2$ for all diode sizes and positions.

The top contact resistivity for sample LT was measured as $\sim 0.006$ mΩ cm$^2$. For HT, a much larger top contact resistivity of $\sim 0.36$ mΩ cm$^2$ was found. Given the 25 μm gap between the contact pad and the mesa edge, the contribution of the top contact to $R_0 = J/V$ is proportional to $L^2/(L - 25 \mu m)^2$ where $L$ is the mesa side length. We therefore expect a decrease in $R_0$ with diode size, as observed in Fig. 3c. $R_0$ begins to stabilize as the ratio $L^2/(L - 25 \mu m)^2 \to 1$. The contribution of the top contact to $R_0$ is clearly observed for sample HT. For sample LT, the top contact resistivity is small enough that its contribution to $R_0$ is negligible.

High doping concentrations ($> 10^{19}$ cm$^{-3}$) in a thin, abrupt junction are essential characteristics of a high-performance tunnel diode, but this is challenging to achieve due to unwanted dopant diffusion and segregation during growth. Precise placement of very high Be doping levels can be particularly challenging to achieve$^{25}$. Therefore, secondary ion mass spectrometry (SIMS) was performed on unprocessed wafers by EAG Laboratories using a Dynamic-SIMS PHI ADEPT-1010 system to measure the Si and Be doping profiles through the active layers of the TDs.

Comparisons between the Si and Be doping profiles for HT and LT measured by SIMS are shown in Fig. 4a. Positions are measured relative to the centre of the TD, with the substrate towards the positive side of the position axis. The target doping profile is indicated...
by the shaded region and refers to the desired active dopant concentration, whereas SIMS measures the total dopant atomic concentration, both active and inactive. Si incorporation is consistent between the two samples as the substrate heater temperature was 510°C for both samples in the n-doped region. Be, on the other hand, tends to segregate during growth leading to the dopant distributing through subsequent growth layers rather than fully incorporating in the region where it was deposited. The 20°C lower growth temperature reduces the unwanted Be segregation, thereby improving the Be incorporation in the TD layers of the LT sample. The striking difference in Be segregation for the two samples coupled with the observed variability in tunnelling performance between the two samples and across a single substrate highlight the sensitivity of these Be-containing TDs to the growth temperature.

Fig. 4b applies a linear scale for the doping profiles in the immediate vicinity of the active layers, highlighting the difference in the Be doping concentration within the TD for the two samples. Due to the resolution of the SIMS measurements across the narrow Be peaks, direct comparison of the Be peaks is somewhat uncertain. Per the SIMS measurements, the maximum Be concentrations are $\sim 5 \times 10^{19}$ and $\sim 7 \times 10^{19}$ cm$^{-3}$ for HT and LT, respectively. Integrating the Be concentration within the central p TD and n TD layers yields integrated Be concentrations of $\sim 5.0 \times 10^{13}$ and $\sim 6.7 \times 10^{13}$ cm$^{-2}$ for HT and LT respectively. Higher p-type doping will result in a more abrupt junction with a narrower depletion region, increasing $J_{pk}$.

To demonstrate the functionality of the LT TDs within a functional device, we compared single- and dual-junction PPCs, the latter of which required one TD to interconnect each absorbing junction. The In$_{0.53}$Al$_{0.33}$Ga$_{0.14}$As absorbing layers with a 0.88 eV bandgap were grown by MBE on p-type InP wafers. The PPCs were designed for monochromatic power conversion from a laser source in the telecommunications O-band. The single-junction PPC has an absorber thickness of 4.1 $\mu$m, while the dual-junction PPC consists of a 0.76-$\mu$m absorber atop a TD and a 4.1-$\mu$m absorber (schematic shown in Fig. 5a). For the single-junction PPC, the substrate heater was held at 510°C for the entire growth. For the dual-junction PPC, the heater temperature was ramped down from 510°C to 490°C between the highly doped tunneling layers, as for the LT TDs, and held at the lower temperature for the remainder of the epitaxy.

PPC devices were processed with a blanket Pd/Zn/Pd/Au contact to p-InP on the rear
FIG. 4. SIMS measurements of Be and Si concentrations in HT and LT. Position zero aligns with the centre of the tunnel diode. Doping concentrations are shown on a logarithmic scale across a 300 nm range surrounding the TD in (a), where the active TD and InAlAs cladding region is bounded by the solid black lines. In (b), the central TD region is shown with concentrations on a linear scale. Target doping concentrations are indicated by the shaded regions. Peak Be concentrations are indicated by the large markers in (b).

Face, followed by rapid thermal annealing at 400°C for 2 minutes to achieve ohmic behaviour. Pd/Ti/Pd/Au contacts were patterned on the top face and wet chemical etching was used to define mesas with dimensions of of 1.65 mm × 1.85 mm. Two 200-μm wide busbars are connected by 6-μm wide gridlines on a 114-μm pitch, resulting in a shading factor of 5%. The metallization is set back by 25 m from the mesa edge. The n-type InGaAs cap was removed between the contacts using a wet chemical etch.
FIG. 5. (a) PPC target structure schematic (d represents the layer thickness). InGaAs and InAlAs layers, except for the etch stop, are lattice-matched to InP. (b) 1- and 2-junction InAlGaAs operating J-V characteristics under 1319 nm laser illumination at an intensity of 0.22 W/cm². The inset shows the average WOC per junction as a function of illumination intensity, up to 1.6 W/cm². The open symbols correspond to the J-V curves shown.

PPC J-V characteristics were measured under 1319-nm illumination from a Dilas conduction-cooled single bar fiber-coupled laser. Two probes were used to conduct current from the top busbars with the rear-side current being conducted through a gold-plated copper chuck maintained at 25°C using a thermoelectric cooler. The J-V characteristics...
are shown in Fig. 5b for both devices measured under monochromatic 1319 nm illumination with an intensity of 0.22 W/cm$^2$, averaged over the 0.0305 cm$^2$ mesa area. As expected, the dual-junction $V_{OC}$ is nearly double the single-junction $V_{OC}$ due to the integrated series-connection of two junctions, each producing similar voltage. The single-junction device was designed to absorb 95% of the incident light. When current-matched, a dual-junction device should produce close to half the short-circuit current density of the single-junction at the laser wavelength$^{20}$.

Due to a slightly In-rich quaternary composition in the dual-junction device, its bandgap energy was red-shifted by $\sim 30$ meV compared to the perfectly lattice-matched single-junction structure. Therefore, rather than a direct comparison of the $V_{OC}$, we can instead compare the bandgap-voltage offset, $W_{OC} = (E_g/q) - V_{OC}$, where the bandgap energies ($E_g$) are 0.88 eV and 0.85 eV for the single- and dual-junction PPCs, respectively. The average $W_{OC}$ per junction is shown as a function of illumination intensity up to 1.6 W/cm$^2$ in the Fig. 5b inset. The $W_{OC}$ values are similar for both devices across the intensity range indicating that the TD is providing an effective series connection between the junctions with minimal voltage loss. The $W_{OC}$/junction is slightly lower for the dual-junction device because the thinner top junction is expected to have a larger $V_{OC}$ compared to the thick bottom junction and the single-junction PPC, as discussed in Ref. 20, due to its higher photo-generated carrier concentration.

In summary, we have developed an InP-based TD composed of lattice-matched InAlGaAs that is transparent for wavelengths $>1000$ nm. The peak tunneling current density $>1200$ A/cm$^2$ makes it suitable for MJ device operation at illumination intensities up to and exceeding 100 W/cm$^2$. We show a one to two order of magnitude improvement in the peak tunneling current density following a 20°C reduction in nominal growth temperature during Be incorporation due to reduced Be segregation. The results demonstrate that this TD design is viable for use and is a worthwhile platform for further study. Finally, we demonstrate the functionality of the TD embedded in a dual-junction PPC, generating the expected doubling of $V_{OC}$ compared to a single-junction reference device. The sensitivity of the Be-containing tunnel diodes to growth temperature that we observe in this work highlights the importance of keeping tight tolerances for temperature-uniformity across the wafer during growth to achieve device reproducibility.
ACKNOWLEDGMENTS

The authors acknowledge financial support from the Natural Sciences and Engineering Research Council of Canada (NSERC) STPGP 494090-16 research grant, the NSERC Discovery grant RGPIN-05345-2018, the NSERC PGS-D scholarship program, the NSERC CREATE TOP-SET program (award number 497981), the Canadian Foundation for Innovation, the Government of Ontario, and the Optical SatCom Consortium (OSC). The authors would also like to thank Reza Dowlatshahi and Philip Waldron at the National Research Council of Canada for assistance with contact fabrication.

DATA AVAILABILITY

The data that support the findings of this study are available from the corresponding author upon reasonable request.

REFERENCES

1M. A. Green, E. D. Dunlop, J. Hohl-Ebinger, M. Yoshita, N. Kopidakis, and A. W. Ho-Baillie, Prog. Photovolt: Res. Appl. 28, 3 (2020).
Specialists Conference (PVSC) (Virtual, 2020, forthcoming).


### Table 1: Material and Doping Information

<table>
<thead>
<tr>
<th>Layer</th>
<th>Material</th>
<th>Doping (cm$^{-3}$)</th>
<th>$d$ (nm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>p cap</td>
<td>InGaAs</td>
<td>Be: $2.0 \times 10^{19}$</td>
<td>100</td>
</tr>
<tr>
<td>p etch stop</td>
<td>In$<em>{0.30}$Al$</em>{0.70}$As</td>
<td>Be: $2.0 \times 10^{18}$</td>
<td>10</td>
</tr>
<tr>
<td>p buffer</td>
<td>In$<em>{0.53}$Al$</em>{0.33}$Ga$_{0.14}$As</td>
<td>Be: $4.0 \times 10^{17}$</td>
<td>150</td>
</tr>
<tr>
<td>p cladding</td>
<td>InAlAs</td>
<td>Be: $5.0 \times 10^{18}$</td>
<td>30</td>
</tr>
<tr>
<td>p TD</td>
<td>In$<em>{0.53}$Al$</em>{0.33}$Ga$_{0.14}$As</td>
<td>Be: $2.7 \times 10^{19}$</td>
<td>15</td>
</tr>
<tr>
<td>n TD</td>
<td>In$<em>{0.53}$Al$</em>{0.33}$Ga$_{0.14}$As</td>
<td>Si: $5.0 \times 10^{18}$</td>
<td>15</td>
</tr>
<tr>
<td>n cladding</td>
<td>InAlAs</td>
<td>Si: $1.0 \times 10^{18}$</td>
<td>30</td>
</tr>
<tr>
<td>n cap</td>
<td>InGaAs</td>
<td>Si: $5.0 \times 10^{18}$</td>
<td>100</td>
</tr>
<tr>
<td>n buffer</td>
<td>InGaAs</td>
<td>Si: $2.0 \times 10^{18}$</td>
<td>100</td>
</tr>
</tbody>
</table>

### Diagram 2: Device Layout

- **HT**: High Temperature
- **LT**: Low Temperature
- **1-4**: Device Zones
- **1 mm** Scale
- **700 μm** Scale
(a) Layer | Material | Doping (cm⁻³) | d (nm)  
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>n cap</td>
<td>InGaAs</td>
<td>Si: 5.0x10¹⁸</td>
<td>100</td>
</tr>
<tr>
<td>n etch stop</td>
<td>In₀.₃₀Al₀.₇₀As</td>
<td>Si: 2.0x10¹⁸</td>
<td>10</td>
</tr>
<tr>
<td>n FSF (top)</td>
<td>In₀.₅₃Al₀.₃₆Ga₀.₁₂As</td>
<td>Si: 5.0x10¹⁸</td>
<td>400</td>
</tr>
<tr>
<td>n emitter (top)</td>
<td>In₀.₅₃Al₀.₁₀Ga₀.₃₆As</td>
<td>Si: 1.0x10¹⁸</td>
<td>100</td>
</tr>
<tr>
<td>p base (top)</td>
<td>In₀.₅₃Al₀.₁₀Ga₀.₃₆As</td>
<td>Be: 2.0x10¹⁶</td>
<td>658</td>
</tr>
<tr>
<td>p BSF (top)</td>
<td>In₀.₅₃Al₀.₃₆Ga₀.₁₂As</td>
<td>Be: 5.0x10¹⁸</td>
<td>50</td>
</tr>
<tr>
<td>p cladding</td>
<td>InAlAs</td>
<td>Be: 5.0x10¹⁸</td>
<td>30</td>
</tr>
<tr>
<td>p++ TD</td>
<td>In₀.₅₃Al₀.₃₃Ga₀.₁₄As</td>
<td>Be: 2.7x10¹⁹</td>
<td>15</td>
</tr>
<tr>
<td>n++ TD</td>
<td>In₀.₅₃Al₀.₃₃Ga₀.₁₄As</td>
<td>Si: 5.0x10¹⁸</td>
<td>15</td>
</tr>
<tr>
<td>n cladding</td>
<td>InAlAs</td>
<td>Si: 1.0x10¹⁸</td>
<td>30</td>
</tr>
<tr>
<td>n FSF (bot.)</td>
<td>In₀.₅₃Al₀.₃₆Ga₀.₁₂As</td>
<td>Si: 5.0x10¹⁸</td>
<td>50</td>
</tr>
<tr>
<td>n emitter (bot.)</td>
<td>In₀.₅₃Al₀.₁₀Ga₀.₃₆As</td>
<td>Si: 1.0x10¹⁸</td>
<td>100</td>
</tr>
<tr>
<td>p base (bot.)</td>
<td>In₀.₅₃Al₀.₁₀Ga₀.₃₆As</td>
<td>Be: 2.0x10¹⁶</td>
<td>4000</td>
</tr>
<tr>
<td>p BSF (bot.)</td>
<td>In₀.₅₃Al₀.₃₆Ga₀.₁₂As</td>
<td>Be: 5.0x10¹⁸</td>
<td>50</td>
</tr>
<tr>
<td>p cap</td>
<td>InGaAs</td>
<td>Be: 2.0x10¹⁹</td>
<td>200</td>
</tr>
<tr>
<td>p buffer</td>
<td>InGaAs</td>
<td>Be: 2.0x10¹⁸</td>
<td>100</td>
</tr>
</tbody>
</table>

p-InP substrate  

Pd/Ti/Pd/Au contact  

Pd/Zn/Pd/Au contact

(b)  

Current (mA/cm²)  

Wₜ / junction (V)  

Intensity (W/cm²)  

Bias voltage (V)  

1J  

2J