

A Droop Controller is intrinsically a Phase-Locked Loop

Qing-Chang Zhong, Senior Member, IEEE
Dept. of Automatic Control and Systems Engineering
The University of Sheffield
Sheffield, S1 3JD, UK

Dushan Boroyevich, Fellow, IEEE
Center for Power Electronics Systems
Virginia Polytechnic Institute and State University
Blacksburg, VA 24061 USA.

Abstract—This paper demonstrates that a droop controller, which is fundamental to the operation of power systems and now the parallel operation of inverters, is intrinsically the same as a phase-locked loop (PLL), which is widely adopted in modern electrical engineering. This bridges the gap between the two communities working on droop control and PLLs. As a result, droop controllers and PLLs can be improved and further developed via adopting the advancements in the other community. This also offers insightful understanding to power systems that have inverters and generators mixed together and leads to significant technological breakthrough for the grid connection of renewable energy. For example, there is no longer a need for grid-connected inverters to have a phase-locked loop and a droop controller at the same time.

I. INTRODUCTION

In order to address the energy and sustainability issues being faced worldwide nowadays, more and more renewable energy sources are being connected to power systems, often via DC/AC converters (also called inverters). These inverters are required to synchronise with the system connected to. Another important requirement for these inverters is that they should take part in the regulation of system frequency and voltage, in particular, when the penetration of renewable energy exceeds a certain level.

There are many ways to synchronise an inverter with the grid but the most commonly adopted strategies are based on phase-locked loops [1], [2], [3], of which some examples can be found in the grid connection of renewable energy [4], [5], FACTS devices [6], [7], active power filters [8], UPS applications [9] and power quality control [10]. Phase-locked loops are also widely adopted in other areas of modern electrical engineering, e.g. communication and signal processing. A recent search from ieeexplore.ieee.org with “phase-locked loop” has found more than 5600 papers.

What is fundamental to the operation and regulation of the frequency and voltage of a power system is the so-called droop control strategy. It was originally adopted to operate synchronous generators and have recently been adopted to operate inverters connected in parallel. The generators and/or inverters change the reactive power and real power output according to the system voltage and frequency. A recent search from ieeexplore.ieee.org with “droop control” has found more than 700 papers.

To the best knowledge of the authors, no links between these two strategies have been reported in the literature. In this paper,

it is shown that these two strategies are intrinsically the same, which bridges the gap between the two communities.

The rest of the paper is organised as follows. The PLLs and droop control are briefly reviewed in Sections II and III, respectively, and their link is established in Section IV. Conclusions and discussions are made in Section V.




Figure 1. Block diagrams of a conventional PLL


II. BRIEF REVIEW OF PHASE-LOCKED LOOPS (PLL)

A. Basic PLL


A basic phase-locked loop (PLL) adopts a control loop to track the phase of an input signal. It can often provide the frequency information of the signal as well, but normally without the information of the voltage amplitude.

The operational principle of a PLL is shown in Figure 1(a). It consists of a phase detection (PD) unit, a loop filter (LF) and a voltage-controlled oscillator (VCO). The PD unit generates a non-zero DC component, often polluted with ripples, when the phase difference between the input signal and the re-produced output signal is not the same. The DC component is extracted and amplified by the LF before being passed to the VCO, which is often a PI controller, to generate the frequency for the output signal. In the steady state, the input to the PI controller is forced to be zero so the phase difference between the input signal and the output signal is zero. As a result, the phase of the output signal is locked with that of the input signal.

Figure 1(b) shows the detailed structure of a basic PLL, where the PD unit is a multiplier, the LF is a low-pass filter (LPF) and the VCO consists of a PI controller, an integrator and a sinusoidal function generator. For an input signal $v = V_m \cos \theta_g$ with phase $\theta_g = \omega_g t + \phi_g$ and an output signal



(a) without considering the integral effect



(b) with the hidden integral effect explicitly considered

Figure 4. Conventional droop control scheme (for inductive impedance)

the real power and reactive power delivered by the source to the terminal via the impedance can be obtained as

$$P = \left(\frac{EV}{Z} \cos \delta - \frac{V^2}{Z} \right) \cos \phi + \frac{EV}{Z} \sin \delta \sin \phi,$$

$$Q = \left(\frac{EV}{Z} \cos \delta - \frac{V^2}{Z} \right) \sin \phi - \frac{EV}{Z} \sin \delta \cos \phi,$$

where δ is the phase difference between the supply and the terminal, often called the power angle. This is the basis of the droop control [16], [17], [18], [19], [20], that is widely adopted in power systems and recently in parallel-operated inverters.

When the impedance is inductive, $\phi = 90^\circ$. Then

$$P = \frac{EV}{Z} \sin \delta \quad \text{and} \quad Q = \frac{EV}{Z} \cos \delta - \frac{V^2}{Z}.$$

When δ is small,

$$P \approx \frac{EV}{Z} \delta \quad \text{and} \quad Q \approx \frac{V}{Z} E - \frac{V^2}{Z},$$

and, roughly,

$$P \sim \delta \quad \text{and} \quad Q \sim E.$$

As a result, the conventional droop control strategy for an inductive Z takes the form

$$E = E^* - nQ,$$

$$\omega = \omega^* - mP,$$

where E^* is the rated RMS system voltage. This strategy, as shown in Figure 4(a), consists of the $Q - E$ and $P - \omega$ droop, i.e., the voltage E is regulated by controlling the reactive power Q and the frequency f is regulated by controlling the real power P . The droop coefficients n and m are selected to

meet the desired ratio of the change of voltage, and frequency respectively, to the change of reactive power and real power [1], [21].

The droop control strategy takes different forms when the impedance is of different types; see e.g. [1] for more details. The conventional droop control strategy has some fundamental limitations and is not able to maintain accurate sharing of both real power and reactive power when there are component mismatches, parameter shifts, numerical error, disturbances and noise etc. A robust droop controller is proposed in [21] to overcome these issues. However, these do not affect what is discussed in this paper so the analysis will be based on the conventional droop control strategy.

IV. THE LINK BETWEEN DROOP CONTROL AND PHASE-LOCKED LOOPS

A. When the Impedance is Inductive

One insightful observation about droop control mentioned in [21] is that the voltage droop control actually includes an integrator because E can be obtained via dynamically integrating¹

$$\Delta E \triangleq E^* - E - nQ$$

until $\Delta E = 0$ instead of setting $E = E^* - nQ$ statically. This is also true for the frequency droop control, where the frequency ω can be obtained via integrating

$$\Delta \omega \triangleq \omega^* - \omega - mP$$

until $\Delta \omega = 0$. The droop control strategy with the hidden integral effect explicitly considered is shown in Figure 4(b),

¹Note that this is slightly different from what is done in [21].




Figure 5. The droop controller with the (inductive) impedance taken into account

where the integral time constants are chosen as J and K for the frequency and voltage channels, respectively. This is equivalent to adding a low-pass filter $\frac{1}{Js+1}$ to the frequency channel and a low-pass filter $\frac{1}{Ks+1}$ to the voltage channel shown in Figure 4(a), respectively. In the steady state, the inputs to the integrators are zero, which recovers the droop control strategy. Apparently, Figure 4(b) becomes Figure 4(a) when the integral time constants are chosen as $K = 0$ and $J = 0$.

The current i flowing through the impedance is

$$i = -\frac{v - e}{Ls + R},$$

where the impedance Z is an inductor with inductance L and its equivalent series resistance (ESR) R . This closes the loop between v and e , as shown in Figure 5. Note that $i = 0$ when $e = v$ and, in this case, the voltage e accurately recovers or estimates the voltage v .

Normally, the real power P and reactive power Q are calculated via measuring the terminal voltage v and the current i . Actually, it is better to use the voltage e than the terminal voltage v for this purpose because e is available internally. The physical meaning of this is to droop the voltage and frequency according to the real power and the reactive power generated by the voltage source e . To some extent, this is more reasonable than using the terminal voltage v because it reflects the genuine real power and reactive power delivered by the voltage source e . In this case, the real power is

$$P = \frac{1}{T} \int_{t-T}^t e \times i dt,$$

where T is the period of the system. This is equivalent to passing the instantaneous real power $e \times i$ through the hold filter

$$H(s) = \frac{1 - e^{-Ts}}{Ts}$$

to obtain the (averaged) real power P . The reactive power can be obtained similarly. Define the voltage

$$e_q = \sqrt{2}E \sin\left(\theta - \frac{\pi}{2}\right) = -\sqrt{2}E \cos\theta,$$

which has the same amplitude as e but with a phase angle delayed by $\frac{\pi}{2}$ rad. Then, the reactive power can be calculated

as

$$Q = \frac{1}{T} \int_{t-T}^t e_q \times i dt.$$

For example, for the current $i = \sqrt{2}I \sin\theta_i$, there is

$$Q = \frac{1}{T} \int_{t-T}^t 2EI \sin\left(\theta - \frac{\pi}{2}\right) \sin\theta_i dt = EI \sin(\theta - \theta_i),$$

which is indeed the reactive power generated by $e = \sqrt{2}E \sin(\theta)$ and i .

The voltage set-point E^* and the frequency set-point ω^* in a droop controller can be set as the rated system values when it is operated in the droop mode, whether it is connected to the grid or it is operated in the standalone mode. They can also be set as the grid voltage and the grid frequency for grid-connected applications to send the desired real power P_{set} and reactive power Q_{set} to the grid (this is not shown in Figure 5 but can be easily implemented by changing $-P$ to $P_{set} - P$ and $-Q$ to $Q_{set} - Q$). If E^* is set as E and ω^* is set as ω , as shown in Figure 5 by the dashed lines, then the voltage e is the same as v in the steady state. This effectively cancels the loop around the integrators $\frac{1}{Js}$ and $\frac{1}{Ks}$. The block diagram shown in Figure 5 can be redrawn, as shown in Figure 6(a), after connecting the dashed lines and calculating the power by using e , as described above. The gains are lumped as $K_e = \frac{n}{K}$ and $K_f = \frac{m}{J}$. This is similar to the widely-used enhanced PLL [12], [11] or the sinusoid-tracking algorithm [13], [22] (which are essentially the same) shown in Figure 2 apart from three major differences: 1) the sin and cos functions are swapped; 2) there is a low-pass filter $\frac{1}{Ls+R}$, or an integrator when $R = 0$; 3) there is a negative sign in the amplitude channel of Figure 6(a). The hold filter $H(s)$ is to filter out the ripples and could/should be inserted into the EPLL/STA to improve the performance so it does not cause any major difference.

B. When the Impedance is Resistive

When the impedance Z is resistive, $\phi = 0^\circ$. Then

$$P = \frac{EV}{Z} \cos\delta - \frac{V^2}{Z} \quad \text{and} \quad Q = -\frac{EV}{Z} \sin\delta.$$

When δ is small,

$$P \approx \frac{EV}{Z} \delta - \frac{V^2}{Z} \quad \text{and} \quad Q \approx -\frac{EV}{Z} \delta,$$




Figure 6. Droop control strategies in the form of a phase-locked loop

and, roughly,

$$P \sim E \quad \text{and} \quad Q \sim -\delta.$$

As a result, the conventional droop control strategy for resistive impedance takes the form

$$E = E^* - nP,$$

$$\omega = \omega^* + mQ.$$

The difference from the inductive case is that the positions of P and Q are swapped and the sign before Q is changed to positive.

Following the arguments in the previous section, this droop controller can be described in the form of a phase-locked loop as shown in Figure 6(b). Comparing it to the enhanced PLL or the STA shown in Figure 2, they are more or less the same, without any major difference. As explained before, the hold filter $H(s)$ is to filter out the ripples and could/should be included in the STA or EPLL to improve the performance so it does not cause any major difference. If the parameters are selected as $R = E$, $\mu_1 = K_e$, $\mu_2 = K_f$ and $\mu_3 = 0$, and the hold filter $H(s)$ is removed, then the two diagrams are exactly the same. This means the droop controller is intrinsically an enhanced phase-locked loop.

There are two channels, a frequency channel and a voltage channel, in both Figure 6(b) and Figure 2. When the voltage channels are ignored, what is left in Figure 6(b) is the frequency droop control and what is left in Figure 2 is a basic PLL. This means the frequency droop control is intrinsically a basic phase-locked loop. This reinforces the conclusion.

V. CONCLUSIONS AND DISCUSSIONS

It has been shown in this paper that a droop controller is intrinsically an enhanced phase-locked loop. This bridges the gap between the droop control community and the PLL community and offers fundamental understanding about the operation of power systems, in particular, when there are a lot of renewable energy sources connected via inverters that are equipped with droop controllers. Because of this, there is no longer a need to add a synchronisation unit outside of the droop controller to provide the grid information for synchronisation. This paves the way for developing inverter controllers without a dedicated synchronisation unit to provide the grid information.

There are two ways to apply the findings presented in this paper. One is to apply what is shown in Figure 6 as improved phase-locked loops to provide the frequency, phase and amplitude of the input signal. Another way is to apply the droop control strategy to implement self-synchronised inverters without the aid of a dedicated synchronisation unit. The only change needed is to add a switch into the strategy shown in Figure 5 so that the current i takes the output of the block $\frac{1}{sL+R}$ when the inverter circuit breaker is not turned on and the current i takes the measured current flowing through the inductor when the inverter circuit breaker is turned on.

What is discovered in this paper opens up several lines for future research:

- 1) The PLLs can be improved by adopting what is done to the droop control strategy. For example, hold filters can be added into the voltage and frequency channels so that the

ripples in the frequency, the amplitude and the phase can be reduced. This also reduces the harmonics in the recovered signal e . A gain $\frac{1}{R}$ or a low-pass filter $\frac{1}{Ls+R}$ can be inserted to speed up the convergence speed. If a low-pass filter $\frac{1}{Ls+R}$ is inserted, then the capability of filtering out the harmonics can be enhanced as well. Because there are different types of droop control strategies for different types of impedance, there are also different types of PLLs. This is why some PLLs adopt a cosine function to detect the phase but some PLLs adopt a sine function to detect the phase. When the impedance is resistive, the corresponding PLL adopts a cosine function to detect the phase; when the impedance is inductive, the corresponding PLL adopts a sine function. The PLLs corresponding to the cases with resistive and inductive impedances are developed in this paper and the PLL corresponding to the case with a capacitive impedance can be developed with ease.

2) The droop control strategies can be improved via looking at the vast literature about PLLs. For example, it is known that the droop control leads to slow response but a PLL can normally lock with the input signal within two cycles, which is much faster than the droop control.

3) It is a challenge to analyse the stability of systems with more than one droop controllers. What is done in the PLL community about the stability of PLLs can be borrowed.

4) Although there are more than 700 papers about droop control found from ieeexplore.ieee.org, the droop control strategy has not been changed fundamentally. Most of them still adopt the conventional droop controller, which is static. The idea presented in this paper to recover the integral effect hidden in the voltage and frequency channels paves a solid foundation for the design of a dynamic droop controller to replace the integrator so that the performance of droop control can be significantly improved. This provides the possibility for the control community to come up with fast and advanced droop control strategies that meet other specifications.

ACKNOWLEDGEMENTS

This work was partially supported by the EPSRC, UK under Grant No. EP/J001333/1 and Grant No. EP/J01558X/1. Qing-Chang Zhong would like to thank Dr. Fred C. Lee, Director of the Center for Power Electronics Systems (CPES), Virginia Tech., for his constant support and stimulating suggestions.

REFERENCES

[1] Q.-C. Zhong and T. Hornik, *Control of Power Inverters in Renewable Energy and Smart Grid Integration*. Wiley-IEEE Press, 2013.
 [2] J. Carrasco, L. Franquelo, J. Bialasiewicz, E. Galvan, R. Guisado, M. Prats, J. Leon, and N. Moreno-Alfonso, "Power-electronic systems for the grid integration of renewable energy sources: A survey," *IEEE Trans. Ind. Appl.*, vol. 53, no. 4, pp. 1002–1016, Jun. 2006.

[3] F. Blaabjerg, R. Teodorescu, M. Liserre, and A. Timbus, "Overview of control and grid synchronization for distributed power generation systems," *IEEE Trans. Ind. Electron.*, vol. 53, no. 5, pp. 1398–1409, Oct. 2006.
 [4] R. Teodorescu and F. Blaabjerg, "Flexible control of small wind turbines with grid failure detection operating in stand-alone and grid-connected mode," *IEEE Trans. Power Electron.*, vol. 19, no. 5, pp. 1323–1332, Sept. 2004.
 [5] B. Shen, B. Mwinyiwiwa, Y. Zhang, and B.-T. Ooi, "Sensorless maximum power point tracking of wind by DFIG using rotor position phase lock loop (PLL)," *IEEE Trans. Power Electron.*, vol. 24, no. 4, pp. 942–951, Apr. 2009.
 [6] J. Barrena, L. Marroyo, M. Vidal, and J. Apraiz, "Individual voltage balancing strategy for PWM cascaded H-Bridge converter-based STATCOM," *IEEE Trans. Ind. Electron.*, vol. 55, no. 1, pp. 21–29, Jan. 2008.
 [7] B. Singh, R. Saha, A. Chandra, and K. Al-Haddad, "Static synchronous compensators (STATCOM): A review," *IET Proc. Power Electron.*, vol. 2, no. 4, pp. 297–324, Jul. 2009.
 [8] F. Freijedo, J. Doval-Gandoy, O. Lopez, P. Fernandez-Comesana, and C. Martinez-Penalver, "A signal-processing adaptive algorithm for selective current harmonic cancellation in active power filters," *IEEE Trans. Ind. Electron.*, vol. 56, no. 8, pp. 2829–2840, Aug. 2009.
 [9] R. Santos Filho, P. Seixas, P. Cortizo, L. Torres, and A. Souza, "Comparison of three single-phase PLL algorithms for UPS applications," *IEEE Trans. Ind. Electron.*, vol. 55, no. 8, pp. 2923–2932, Aug. 2008.
 [10] M. Kesler and E. Ozdemir, "Synchronous-reference-frame-based control method for upqc under unbalanced and distorted load conditions," *IEEE Trans. Ind. Electron.*, vol. 58, no. 9, pp. 3967–3975, Sept. 2011.
 [11] M. Karimi-Ghartemani and M. Iravani, "A nonlinear adaptive filter for online signal analysis in power systems: Applications," *IEEE Trans. Power Del.*, vol. 17, no. 2, pp. 617–622, Apr. 2002.
 [12] —, "A new phase-locked loop (PLL) system," in *Proc. of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems (MWSCAS)*, 2001, pp. 421–424.
 [13] A. K. Ziarani and A. Konrad, "A method of extraction of nonstationary sinusoids," *Signal Processing*, vol. 84, no. 8, pp. 1323–1346, Apr. 2004.
 [14] M. Karimi-Ghartemani and A. Ziarani, "Periodic orbit analysis of two dynamical systems for electrical engineering applications," *Journal of Engineering Mathematics*, vol. 45, pp. 135–154, 2003.
 [15] A. A. Giordano and F. M. Hsu, *Least square estimation with applications to digital signal processing*. New York: John Wiley & Sons, 1985.
 [16] K. D. Brabandere, B. Bolsens, J. V. den Keybus, A. Woyte, J. Driesen, and R. Belmans, "A voltage and frequency droop control method for parallel inverters," *IEEE Trans. Power Electron.*, vol. 22, no. 4, pp. 1107–1115, Jul. 2007.
 [17] J. Guerrero, L. Hang, and J. Uceda, "Control of distributed uninterruptible power supply systems," *IEEE Trans. Ind. Electron.*, vol. 55, no. 8, pp. 2845–2859, Aug. 2008.
 [18] J. M. Guerrero, L. G. de Vicuna, J. Matas, M. Castilla, and J. Miret, "Output impedance design of parallel-connected UPS inverters with wireless load-sharing control," *IEEE Trans. Ind. Electron.*, vol. 52, no. 4, pp. 1126–1135, May. 2005.
 [19] J. Guerrero, J. Matas, L. de Vicuna, M. Castilla, and J. Miret, "Wireless-control strategy for parallel operation of distributed-generation inverters," *IEEE Trans. Ind. Electron.*, vol. 53, no. 5, pp. 1461–1470, Oct. 2006.
 [20] W. Yao, M. Chen, J. Matas, J. Guerrero, and Z.-M. Qian, "Design and analysis of the droop control method for parallel inverters considering the impact of the complex impedance on the power sharing," *IEEE Trans. Ind. Electron.*, vol. 58, no. 2, pp. 576–588, Feb. 2011.
 [21] Q.-C. Zhong, "Robust droop controller for accurate proportional load sharing among inverters operated in parallel," *IEEE Trans. Ind. Electron.*, vol. 60, no. 4, pp. 1281–1290, Apr. 2013.
 [22] M. Karimi-Ghartemani and A. Ziarani, "Performance characterization of a non-linear system as both an adaptive notch filter and a phase-locked loop," *Int. J. Adapt. Control Signal Process.*, vol. 18, pp. 23–53, Feb. 2004.